A digitally programmable delay element: design and analysis

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A digitally programmable delay element: design and analysis

Variable delay elements are often used to manipulate the rising or falling edges of the clock or any other signal in integrated circuits (ICs). Delay elements are also used in delay locked loops (DLLs). Although, a few types of digitally controlled delay elements have been proposed, an analytical expression for the delay of these circuits has not been reported. In this paper, we propose a new d...

متن کامل

A Monotonic Digitally Programmable Delay Element for Low Power VLSI Applications

Digitally programmable delay elements (DPDE) arerequired to be monotonic and low power. A lowpower digitally programmable delay element (DPDE) withmonotonic delay characteristics is proposed and a dynamiccurrent mirror together with a feedback technique enables acurrent-on-demand operation. The dynamic power is made proportional to the delay with a maximum of 25μW and static power is eliminated...

متن کامل

Design and Performance Analysis of Programmable Digital Delay Generator

Delays are used in a variety of ways in Nuclear and High Energy Physics experiments which often deal with a large number of detectors. These detectors give out analog signals depicting several parameters like pulse height, width, time of arrival, pulse count rate etc. Some or all of these analog signals have to be used to validate the event as well as to extract its parameters before recording;...

متن کامل

Design of a digitally programmable delay-locked-loop for a low-cost ultra wide band radar receiver

This paper presents a digitally programmable delay line intended for use as timing generator in a RADAR ranging system. Traditional delay lines are realized selecting the delayed signal from a tap in a cascade of delay elements, resulting in a delay resolution limited by the matching errors between the delay elements. The architecture of the programmable delay line presented in this paper uses ...

متن کامل

Digitally Programmable Current Follower and Its Application

A realization of the CMOS digitally programmable current follower (DP-CF) suitable for low-voltage high-frequency application is presented. To achieve very low input resistance, it is realized using a modification of a low-input resistance stage as an input stage. To achieve the precise digital control of the current gain, the current division technique is used. The proposed DP-CF can operate w...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems

سال: 2003

ISSN: 1063-8210,1557-9999

DOI: 10.1109/tvlsi.2003.810787